


Intel SKL-U/KBL-U Platform Block Diagram

01



PCB 6L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT

+3V <4,10,11,12,13,14,15,17,18,26,27,28,29,30,31,33,34,35,37,43,45>
+1.0V <4,37,42,43>
+VCCSTPLL <4,5,6,9,42>

HDMI


<29> IN_D2# IN_D2# E55
<29> IN_D2 IN_D2 F55
<29> IN_D1# IN_D1# F58
<29> IN_D1 IN_D1 F58
<29> IN_D0# IN_D0# F53
<29> IN_D0 IN_D0 G53
<29> IN_CLK# IN_CLK# F56
<29> IN_CLK IN_CLK G56

<26> DD11_TX0_N DD11_TX0_N D50
<26> DD11_TX0_P DD11_TX0_P D50
<26> DD11_TX1_N DD11_TX1_N D52
<26> DD11_TX1_P DD11_TX1_P D52



SI

+3V R9055 2.2K_4 DDPC_CTRLDATA
TP3 1DDPD_CTRLDATA
+VCCIO R3 24.9_1%_4 EDP_RCOMP

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms



Reserve EDP_HPD opposites circuit!





Close to EC

PM_THRMTRIP# R5 1K_4 +VCCSTPLL
Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL.
470 OHM IS FOR I/P


PLACE NEAR CPU

XDP_TMS_CPU R17 51_4 +1.0V
XDP_TDI_CPU R19 51_4
XDP_TDO_CPU R20 51_4

H_PROCHOT# R21 1K_4 +1.0V
XDP_TCK0 R22 51_4
XDP_TRST# CPU R23 51_4



PCH Pull-high/low(CLG)



For DS3 Sequence







PLTRST#(CLG)

Check Rise/Fall time less than 100ns







System PWR_OK(CLG)






Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




Close to CPU

U1N SKL_ULT ?




+3VPCU
R71
20K/F_4
For 75 degree, 1.2v limit, (HW)




PCU

R73
20K/F_4




For 75 degree, 1.2v limit. (HW)




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTX}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCI_O}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed



Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTX}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed







Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R83 *1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R84 1K 4

+3V_DEEP_SUS <4,11,12,14,15,18>
 +3V <2,4,11,12,13,14,15,17,18,26,27,28,29,30,31,33,34,35,37,43,45>
 +5V <26,27,28,29,33,35,36,45>
 +1.0V <2,4,37,42,43>
 +3VSS <4,15,31,36,37,39,40,41,42,45,46,49>



GPIO Pull UP




PCH SPI ROM(CLG)

Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFPN07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023


<37> PCH_SPI_CS0# R
 <37> PCH_SPI_CLK R
 <37> PCH_SPI_SI R
 <37> PCH_SPI_SO R

PCH SPI ROM(CLG)




Functional Strap Definitions


DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW-DISABLED
HIGH: LPC SELECTED FOR SYSTEM FLASH
WEAK INTERNAL PD




No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 Boot BIOS Destination
0 SPI
1 LPC



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.







No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.




No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.


-3V_RTC_2 <4,15>
 -BAT_RTC
 -1.8V_DEEP_SUS <0,15,41,49>
 -3V <2,4,10,11,12,14,15,17,18,26,27,28,29,30,31,33,34,35,37,43,45>




CLK_REQ/Strap Pin(CLG)




RTC Clock 32.768KHz



RTC Circuitry(RTC)





NDA Bus (CLG)

+3V_DEEP_SUS

<28> ACZ_SYNC_AUDIO

<28> ACZ_RST#_AUDIO

<28> ACZ_SDOUT_AUDIO

<28> BIT_CLK_AUDIO

R160 1K_4 ACZ_SYNC

R161 33_4 ACZ_SYNC

R162 33_4 ACZ_RST#

R165 33_4 ACZ_SDOUT

R168 33_4 ACZ_BCLK

C183 15p/50V_4

ACZ_SDOUT


ACZ_SDINO

ACZ_RST#


C8525 2p/50V_4

C8526 2p/50V_4


C8527 2p/50V_4




Skylake U	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7	ID6 ID5	ID4 ID3	ID2 ID1	ID0
Definition	Reserve (Default = 00)	00 SKL U 01 KBL U 10 Base U 11 KBL R(4+2)	Reserve (Default = 00)	00 14" 01 15" 10 Reserve 11 Reserve	0 : UMA 1 : DIS





del XDP


 NB5	PROJECT : OP1B Quanta Computer Inc.		
	Size	Document Number	Rev
		16 -- SKYLAKE 15/15 XDP&APS *	1A
Date: Wednesday, March 08, 2017		Sheet	16 of 51









GPU Reset Signal




PROJECT : 0P1B
Quanta Computer Inc.

Size	Document Number	Rev
M1-70_S3_PCIE/DP POWER	1A	1A
Date: Wednesday, March 08, 2017	Sheet	19 of 51

Table 3-24 Primary Memory Aperture Sizes Requested at PCI Configuration

Size of the Primary Memory Apertures	ROM_CONFIG[2:0]
--------------------------------------	-----------------

MLPS ID	Strap Name	Description	Recommended Settings
PS_011	ROM_CONFIG0	If STRAP_BIOS_ROM_EN = 1, ROM_CONFIG0 defines the ROM type.	Design dependent, see the description.
PS_023	ROM_CONFIG1	If STRAP_BIOS_ROM_EN = 0, ROM_CONFIG1 defines the primary memory aperture size, see Primary Memory Aperture Size [2].	Design dependent, see the description.
PS_041	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_053	N/A	Reserved.	1
PS_101	STRAP_BIF_GED0_ENA	PCIE GED0 capability. 1 = PCIE GED0 is supported. 0 = PCIE GED0 is not supported.	Design dependent, see the description.
PS_111	STRAP_BIF_CLK_PEN	Determines whether or not the PCIE reference clock power management capability is supported in the PCIE configuration space (reference fields as CLREF0EN).	0
PS_121	STRAP_BIF_CLK_PEN	0 = The CLKREQ power management capability is disabled. 1 = The CLKREQ power management capability is enabled.	0
PS_131	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_141	STRAP_T2T_CFG_FW_FULL_SYNC0	Control the transmitter half-swing and the receiver half-swing. 0 = The transmitter half-swing is disabled. 1 = The transmitter half-swing is enabled.	1
PS_151	STRAP_T2T_DEEMPHEN	PCI EXPRESS10 transmitter de-emphasis enable. 0 = Tx de-emphasis disabled. 1 = Tx de-emphasis enabled.	Design dependent, see the description.
PS_211	N/A	Reserved.	0
PS_221	N/A	Reserved.	0
PS_231	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
PS_241	N/A	Reserved.	1
PS_251	N/A	Reserved.	1
PS_301	BOARD_CONFIG0	Board configuration related strings, such as for memory ID.	Design dependent, see the description.
PS_311	BOARD_CONFIG1		
PS_321	BOARD_CONFIG2		
PS_341	N/A	Reserved.	1
PS_351	N/A	Reserved.	1



CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS **ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,** **THEY MUST NOT CONFLICT DURING RESET**

RECOMMENDED SETTINGS
 0= DO NOT INSTALL RESISTOR
 1 = INSTALL 3K RESISTOR
 X = DESIGN DEPENDANT
 NA = NOT APPLICABLE


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSNC	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0

NOTE1: AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2

POWER UP / POWER DOWN SEQUENCE







POWER DOWN



PROJECT : 0P1B
Quanta Computer Inc.


Size	Document Number	Rev
	M1-70_S3_GND/LVDS/Strap	100
Date:	Wednesday, March 08, 2017	Sheet 21 of 51






Place all these components very close to GPU. (Within 25mm)
Keep all component close to each Other. (within 5mm)

This basic topology should be used for DRAM_RST for DDR3/GDDR5.





MEMORY INTERFACE



PROJECT : 0P1B
Quanta Computer Inc.



Size	Document Number	Rev
	M1-70_S3_MEM	1A
Date:	Wednesday, March 08, 2017	Sheet 23 of 51







	QBCON PN	TOP BSQ
Micron 2G	AKD59GSTL00	AKD59GSTL01
SAMSUNG 2G	AKD5PGDT501	AKD5PGDT500
Hynix 2G	AKD5PZDTW02	AKD5PZDTW01

LID Switch








eDP Conn.






28



For SWR mode support RTL8111HSH
Stuff: La, Ca, Cb

For LDO mode support RTL8166EH
NA : La, Ca, Cb

Power trace Layout 宽度> 60mil




* Place Cc,Cd,Ce,Cf for RTL8111H(S)
close to each VDD10 pin-- 3, 22, 8, 30

* Place Cg,Ch for RTL8111H(S)
close to each VDD10 pin-- 22(reserved)

* Place Cq,Cr for RTL8166EH
close to each VDD10 pin-- 30(reserved)


* Place Ce,Cd for RTL8166EH
close to each VDD10 pin-- 8, 30




LAN_LED1 TP5002
LAN_LED2 TP5003

if ISOLATEB pin pull-low,
the LAN chip will not drive it's PCI-E outputs
(excluding PCIE_WAKE# pin)


For GbE
* Place Ra
For 10/100
* Place Rb




For GbE
* Place RTL8111HSH-CG AL008111014
For 10/100
* Place RTL8166EH-CG AL008166001




* Place Ci and Ck, close to each VDD33 pin-- 23, 32 for RTL8166EH
* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for RTL8111H(S)
* For surge improvement, place Cm and Cn, close to each VDD33 pin-- 11, 32(optional)



For SWR mode support RTL8111HSH
Stuff Co, Cp




For 10/100 : Ua




1st source : NS681684 DB0LE6LAN20
2nd source : N-3110M DB0Y11LAN00

For Giga : Ub




For GIGA
BOT:GST5009B LF,DB0206LAN00
FCE :NS892407 ,DB0LL1LAN00


For 10/100 stuff only & Close RJ45




RJ45



For 10/100 : ESD1
For Giga : ESD1,ESD2




USB3.0



USB 2.0/3.0 Combo




USB 2.0/3.0 Combo




Update net name

UART for Win7 WHQL DEBUG




Update net name

Daughter Board




USB2
CR




Update net name


32




KEYBOARD Con.



KEYBOARD PULL-UP




Power Button




Touch Pad Connector

33





FAN



TPM (2.0)

PN:AL009665K05


34




PROJECT : 0P1B
Quanta Computer Inc.

Size	Document Number	Rev
B	34 -- TPM/G-Sensor/IR CAM	1A
Date: Wednesday, March 08, 2017	Sheet 34 of 51	


2nd SATA SSD




SATA ODD




SATA HDD



WLAN




Mini Card
WLAN/BT(Optional)

Support Wake Function(Reserve)



0302 Reserved the MOSFET at CLKREQ#
even the current leakage test passed
for HP requested


For EMI Suggestion





PROJECT : 0P1B
Quanta Computer Inc.

Size Custom	Document Number 36 -- HDD/WLAN(NGFF)	Rev 1A
Date: Wednesday, March 08, 2017	Sheet	36 of 51

PV
DC_PROCHOT_OFF
20160524




Check For HW Throttling



Adapter select for EC

	Ra	Rb	ADAPTER_SEL_EC	BOM
150W	10K(CS31002FB26)	100K(CS41002FB28)	3V	
120W	10K(CS31002FB26)	21.5K	2.25V	
90W	10K(CS31002FB26)	8.33K	1.5V	
65W	10K(CS31002FB26)	2.94K(CS22942FB01)	0.75V	DIS
45W	NC	10K(CS31002FB26)	0V	UMA

Adapter Type check



CLOSE TO EC Pin




PROJECT : 0P1B
Quanta Computer Inc.



Size Custom Document Number 37 - EC (IT8987) Rev 1A



Date: Wednesday, March 08, 2017 Sheet 37 of 51


14"





+VIN <27,35,38,40,41,43,44,46,47,48,50>
 +3VS5 <4,15,31,36,37,40,41,42,45,46,49>
 +5VS5 <4,31,32,40,41,42,43,44,45,46,49>
 +3VPCU <6,13,31,33,36,37,38>
 +5VPCU <38,45,49>





	PROJECT : 0P1B Quanta Computer Inc.		
	Size	Document Number	Rev
		DDR4 (G5619RZ1U)	1A 1A
Date: Wednesday, March 08, 2017		Sheet	40 of 51


+VIN <27,35,39,40,43,44,46,47,48,50>
 +3VS5 <4,15,31,36,37,39,40,42,45,46,49>
 +5VS5 <4,31,32,39,40,42,43,44,45,46,48>
 +1.0V_DEEP_SUS <9,13,15,42>
 +1.8V_DEEP_SUS <9,15,49>
 MAINON <37,40,41,42,45>
 +1.5V





2015/10/26 updated

[illegible]

```
+VCC_GT
U-line 42 (15W)
TDC:12A
Icc max:28A
L/L=3.1mV/A
```






+3V	<2,4,10,11,12,13,14,15,17,18,26,27,28,29,30,31,33,34,35,37,43>
+5V	<26,27,28,29,33,35,36>
+VIN	<27,35,38,39,40,41,43,44,46,47,48,50>
+3VS5	<4,15,31,36,37,39,40,41,42,46,49>
+5VS5	<4,31,32,39,40,41,42,43,44,46,48>
+3VSUS	<33>
+5VPCU	<38,39,49>
+3VLAVCC	<30>




PROJECT : 0P1B
Quanta Computer Inc.

Size Custom	Document Number Load switch IC (APL3523A)	Rev 1A
Date: Wednesday, March 08, 2017	Sheet 45 of 51	








Vo	Rton
0.95V	82k
1V	84.5k
1.05V	95.3k
1.35V	113k
1.5V	127k





PROJECT : 0P1B
Quanta Computer Inc.


Size	Document Number	Rev
Custom	EC ENE KB9027B	1A
Date: Wednesday, March 08, 2017	1 Sheet	48 of 51


EMI request for ISN



EMI request for ISN





 NB5	PROJECT : 0P1B Quanta Computer Inc.		
	Size Custom	Document Number EC ENE KB9027B	Rev 1A
	Date: Wednesday, March 08, 2017 Sheet 51 of 51		